ABSTRACT
FASTBUS is a standard data bus which has been under study since 1976, and under a development program supported by the U.S. Department of Energy since 1977. The principal goal of the original program was to develop a data bus, optimized for high speed data acquisition, which would accommodate the anticipated needs of the 1980's and beyond. The principal requirements perceived at the inception of FASTBUS were threefold:
(1) To accommodate system data throughputs of about an order of magnitude greater than systems in current use; (2) To accommodate distributed intelligence, particularly in the form of multiple microprocessors and special purpose microcomputers, and (3) To provide system interconnection devices and standard software for system initialization and diagnostics. The status of development has been reported upon at each prior Nuclear Science Symposium since 1977. The purpose of this paper is to briefly review the characteristics of FASTBUS, recent progress toward finalization of the specification, and anticipated future directions. The paper will mention primarily developments in the U.S., since a separate paper at this Conference will cover European developments.
CHARACTERISTICS OF FASTBUS
The FASTBUS data bus can perhaps be most easily summarized by reference to a list of signal lines (Table 1 h. Special lines are provided to perform special modes of high-speed data acquisition (e.g., 'T" pin, daisy chain lines). The T pin can be used to retrieve a summary pattern for interrupt servicing, for example.
i. The main bus is designed as a collection of terminated high speed transmission lines (ZO 2 820, loaded) in order to accommodate the fastest available logic families. However, since the entire system normally operates asynchronously, very slow speed devices are also quite naturally accommodated.
(Synchronous operation, e.g., nonhandshake block transfer mode, is also provided for at the discretion of the controlling master device). j. A variety of power lines is provided (+5,-5.2, -2,±15V). In addition, a pair of 28V lines allows power for on-board regulators and other special needs. Separate analog and digital returns are provided.
k. The crate hardware is modular so that systems can be customized for various cooling and power supply schemes. 1. It is planned to design custom IC's for the bus interface as well as for master and slave control logic. These will hopefully exist in both ECL-ECL and ECL-TTL format.
RECENT CHANGES IN THE SPECIFICATION
Experience gained during the prototype development program over the past year, and continued review by the various working groups, ahve resulted in some changes, most of a relatively minor nature; those are summarized briefly as follows. h. Crates, Module Pitch, and Cooling. The draft specification describes crates with different module pitches of 20 and 26 per crate, and different cooling mechanics. The current goal is to design a common set of module specifications, including front panel, which would be independent of the crate design. This effort seems to be converging, and it is hoped that the final specification will be completely unambiguous insofar as the module itself is concerned. The approach under study is to use either clip-type heat sinks against a cold plate, or air cooling; thus the basic module mechanics should remain independent of the crate. It appears that the end user will have to decide between various cooling and crate mechanics. The use of a cold plate will place some restrictions on component height on every module, but this seems workable. The SI and CS are described in a paper at this Conference./ The SI has been designed and is ready for wirewrapping; unfortunately, it was delayed somewhat because of problems in getting a new kluge board fabricated. This new board (complete with 18,500 holes!) is modeled after an earlier U. of Illinois design; it contains a very convenient power bussing arrangement which allows excellent flexibility in prototyping. It is a 4-layer board, eight of which have now been built. Therefore, the SI construction should now proceed quite rapidly.
Another factor impacting the SI design is that of the Cable Segment (CS), since the SI is designed to communicate over a CS. This effort has encountered several obstacles, in particular the clean handling of arbitration signals. CERN has contributed significantly to arriving at a reasonable prototype design, which will hopefully be complete at the time of presentation of this paper.
Beyond the availability of this hardware, the multisegment demonstration involving at least two crates will require some new test software. There are two levels of software required:
(1) An extension of existing LSI-11 test software to load the SI(s) as well as the test sequencer(s), and to initialize a test operation. This level will include (hopefully) some implementation of the Snoop diagnostic hardware and software, although this is essentially an independent effort.
(2) Implementation of the more general System Initialization software, primarily as a second state test of the software. This software is in a primitive state at the moment, having been tested only in simulation, and needs the additions of various driver packages to make these tests on real hardware.
f. Further Tests Using Full Computer Interface. Early in the development proposal it was stated that a goal was to develop a functional computer interface to test the FASTBUS using a larger minicomputer. The first such interface under design is the Unibus Processor Interface (UPI) being designed-at FNAL. This device is nearing completion and should be available for viewing as part of the aforementioned demonstration poster paper. 
FUTURE PROJECTIONS
For at least some of the laboratories, PY'82 is the last year for special funding requests from DOE, in anticipation that further prototype work will be done only in conjunction with specific lab programs. Thus we expect that the various demonstration programs outlined will suffice to satisfactorily demonstrate FASTBUS hardware and software, and to expurgate any serious bugs which may be lurking. It will obviously be a long time before the full specification is tested, and continued maintenance on the specification is a normal expectation.
Once the formal document is released, it is expected that vendor activity will increase. Hopefully, early versions of the SI, Snoop, Cable Segment and computer interfaces can be made commercially available. One would like to develop at least two sources of these critical system components, in addition to crates, power supplies, and the various backplane logic cards. European manufacturers can be expected to progress in parallel to make FASTBUS available to their constituents.
In addition, we would hope for the development of custom interface chips, in order to greatly facilitate FASTBUS design and utilization. The first of these will likely be a gate array (ECL) implementation. Hopefully prototypes can be completed by lab efforts in FY'82.
Finally, we might conjecture on the applicability of FASTBUS to controls field. Initially, this seems improbable because of the ECL implementaion. However, FASTBUS in another technology, e.g., TTL or even CMOS, may prove very attractive for future distributed control applications. This should be studied as soon as the current program is brought to a satisfactory conclusion. A high-speed serial link is also needed.
SUMMARY
The FASTBUS program has accomplished some of its major goals and so far the rsults are highly satisfactory. It The work and continued support of all of these people is gratefully acknowledged.
